Struct tikv_util::lru::LruCache [−][src]
Fields
map: HashMap<K, ValueEntry<K, V>>
trace: Trace<K>
capacity: usize
Implementations
impl<K, V> LruCache<K, V>
[src][−]
pub fn with_capacity(capacity: usize) -> LruCache<K, V>
[src]
pub fn with_capacity_and_sample(
capacity: usize,
sample_mask: usize
) -> LruCache<K, V>
[src]
capacity: usize,
sample_mask: usize
) -> LruCache<K, V>
pub fn clear(&mut self)
[src]
pub fn capacity(&self) -> usize
[src]
impl<K, V> LruCache<K, V> where
K: Eq + Hash + Clone + Debug,
[src][−]
K: Eq + Hash + Clone + Debug,
pub fn resize(&mut self, new_cap: usize)
[src]
pub fn insert(&mut self, key: K, value: V)
[src]
pub fn remove(&mut self, key: &K) -> Option<V>
[src]
pub fn get(&mut self, key: &K) -> Option<&V>
[src]
pub fn get_mut(&mut self, key: &K) -> Option<&mut V>
[src]
pub fn iter(&self) -> Iter<'_, K, V>ⓘ
[src]
pub fn len(&self) -> usize
[src]
pub fn is_empty(&self) -> bool
[src]
Trait Implementations
Auto Trait Implementations
impl<K, V> RefUnwindSafe for LruCache<K, V> where
K: RefUnwindSafe,
V: RefUnwindSafe,
K: RefUnwindSafe,
V: RefUnwindSafe,
impl<K, V> !Sync for LruCache<K, V>
impl<K, V> Unpin for LruCache<K, V> where
K: Unpin,
V: Unpin,
K: Unpin,
V: Unpin,
impl<K, V> UnwindSafe for LruCache<K, V> where
K: RefUnwindSafe + UnwindSafe,
V: UnwindSafe,
K: RefUnwindSafe + UnwindSafe,
V: UnwindSafe,
Blanket Implementations
impl<T> Any for T where
T: 'static + ?Sized,
[src][+]
T: 'static + ?Sized,
impl<T> Borrow<T> for T where
T: ?Sized,
[src][+]
T: ?Sized,
impl<T> BorrowMut<T> for T where
T: ?Sized,
[src][+]
T: ?Sized,
impl<T> From<T> for T
[src][+]
impl<T> Instrument for T
[src][+]
impl<T, U> Into<U> for T where
U: From<T>,
[src][+]
U: From<T>,
impl<T> Pointable for T
[src][+]
impl<T> Same<T> for T
[src]
type Output = T
Should always be Self
impl<T> Sealed<T> for T where
T: ?Sized,
[src]
T: ?Sized,
impl<T, U> TryFrom<U> for T where
U: Into<T>,
[src][+]
U: Into<T>,
impl<T, U> TryInto<U> for T where
U: TryFrom<T>,
[src][+]
U: TryFrom<T>,
impl<V, T> VZip<V> for T where
V: MultiLane<T>,
[src][+]
V: MultiLane<T>,